

WHAT IS CLAIMED IS:

1. An analog-to-digital convertor with reduced parasitic capacitance on the input during a sampling operation, comprising:

5 a charge-redistribution, binary-weighted switched-capacitor array having a plurality of array capacitors that each have a commonly connected plate interfaced to a first common node and a switched plate, said switched plate operable to be switched between first and second reference voltages during a redistribution phase and select ones of said capacitors additionally operable to be switched to the input during a sampling phase;

each of said array capacitors having a parasitic capacitance associated therewith;

10 a compensation capacitor having a common plate connected to said first common node and a switched plate operable to be switched to the input during the sampling phase and to said first reference voltage during the redistribution phase, the parasitic capacitance thereof less than the parasitic capacitance of the combination of all of said non select ones of said array capacitors;

a comparator for comparing the voltage on said first common node to a compare reference voltage during the redistribution phase; and

15 a successive approximation controller for switching the switched plate of said array capacitors between said first and second reference voltages in accordance with a successive approximation algorithm during the redistribution phase.

2. The analog-to-digital converter of Claim 1, wherein said compensation capacitor has a value that is substantially equal to the value of the equivalent capacitance of all of said non-select array capacitors connected to said first common node.

3. The analog-to-digital converter of Claim 2, wherein said switched-capacitor array comprises a bridge capacitor array, including:

at least first and second array sections;

5 said first section associated with said first common node and said second array associated with said second common node;

said second common node separated from said first common node by a series capacitor;

said non-selected array capacitors inclusive of said array capacitors in said second section; and

10 wherein said compensation capacitor has a value equal to the equivalent capacitance loaded on said first in addition to any of said non-select array capacitors in said first section.

4. The analog-to-digital converter of Claim 3, wherein said compensation capacitor has a parasitic capacitance proportionally equal to the parasitic capacitance of each of said array capacitors based on the relative values thereof.

5. The analog-to-digital converter of Claim 3, wherein at least one of said array capacitors in said first section comprises one of said non-select array capacitors.

6. The analog-to-digital converter of Claim 5, wherein the at least one of said array capacitors in said first section that comprises one of said non-select array capacitors comprises the smallest capacitance value in said first section.

7. The analog-to-digital converter of Claim 1, wherein said first reference voltage comprises system ground.

8. The analog-to-digital converter of Claim 1, wherein said compare reference voltage comprises a common mode reference voltage.

9. The analog-to-digital converter of Claim 8, wherein said common mode voltage is generated by a low impedance common mode driver.

10. The analog-to-digital converter of Claim 9, wherein said low impedance voltage driver is operable to drive said common node during the sampling phase.

11. The analog-to-digital converter of Claim 1, wherein said successive approximation controller is operable to switch all of the switched plates of said array capacitors and the switched plate

of said compensation capacitor to said first reference voltage substantially immediately after the sampling phase during a hold phase, and then selectively switching the switched plates of said array capacitors to said second reference voltage in accordance with the successive approximation algorithm and then testing the output of said comparator.

12. The analog-to-digital converter of Claim 11, wherein said first reference voltage comprises system ground.

13
14. A method for converting data with analog-to-digital convertor with reduced parasitic capacitance on the input during a sampling operation, comprising the steps of:

forming a charge-redistribution, binary-weighted switched-capacitor array having a plurality of array capacitors that each have a commonly connected plate interfaced to a first common node and a switched plate, the switched plate operable to be switched between first and second reference voltages during a redistribution phase and select ones of the capacitors additionally operable to be switched to the input during a sampling phase;

each of the array capacitors having a parasitic capacitance associated therewith;

connecting a common plate of a compensation capacitor to the first common node and switching a switched plate of the compensation capacitor to the input during the sampling phase and to the first reference voltage during the redistribution phase, the parasitic capacitance thereof less than the parasitic capacitance of the combination of all of the non select ones of the array capacitors;

comparing with a comparator the voltage on the first common node to a compare reference voltage during the redistribution phase; and

switching with a successive approximation controller the switched plate of the array capacitors between the first and second reference voltages in accordance with a successive approximation algorithm during the redistribution phase.

14
15. The method of Claim 14, wherein the compensation capacitor has a value that is substantially equal to the value of the equivalent capacitance of all of the non-select array capacitors connected to the first common node.

¹⁵
16. The method of Claim ¹⁴15, wherein the switched-capacitor array comprises a bridge capacitor array, including:

at least first and second array sections;

the first section associated with the first common node and the second array associated
5 with the second common node;

the second common node separated from the first common node by a series capacitor;

the non-selected array capacitors inclusive of the array capacitors in the second section;

and

wherein the compensation capacitor has a value equal to the equivalent capacitance
10 loaded on the first in addition to any of the non-select array capacitors in the first section.

¹⁶
¹⁵
17. The method of Claim ¹⁵16, wherein the compensation capacitor has a parasitic capacitance proportionally equal to the parasitic capacitance of each of the array capacitors based on the relative values thereof.

¹⁷
18. The method of Claim ¹⁵16, wherein at least one of the array capacitors in the first section comprises one of the non-select array capacitors.

¹⁶
¹⁷
19. The method of Claim ¹⁶18, wherein the at least one of the array capacitors in the first section that comprises one of the non-select array capacitors comprises the smallest capacitance value in the first section.

¹⁹
20. The method of Claim ¹³14, wherein the first reference voltage comprises system ground.

²⁰
21. The method of Claim ¹³14, wherein the compare reference voltage comprises a common mode reference voltage.

²¹
22. The method of Claim ²⁰21, further including the step of generating the common mode voltage with a low impedance common mode driver.

²²
23. The method of Claim ²¹~~22~~, wherein the step of generating is operable to drive the common node with the common mode voltage during the sampling phase.

²³
24. The method of Claim ¹³~~14~~, wherein the step of switching with the successive approximation controller is operable to switch all of the switched plates of the array capacitors and the switched plate of the compensation capacitor to the first reference voltage substantially immediately after the sampling phase during a hold phase, and then selectively switching the switched plates of the array capacitors to the second reference voltage in accordance with the successive approximation algorithm and then testing the output of the comparator.

²⁴
25. The method of Claim ²³~~24~~, wherein the first reference voltage comprises system ground.

10752930
file 1.126
Renumbered
Claims

2

BEST AVAILABLE COPY

Amendments to the Claims:

1. (Currently Amended): An analog-to-digital converter ~~converter~~ with reduced parasitic capacitance on the input during a sampling operation, comprising:

a charge-redistribution, binary-weighted switched-capacitor array having a plurality of array capacitors that each have a commonly connected plate interfaced to a first common node and a
5 switched plate, said switched plate operable to be switched between first and second reference voltages during a redistribution phase and select selected ones of said capacitors additionally operable to be switched to the input during a sampling phase;

each of said array capacitors having a parasitic capacitance associated therewith;

a compensation capacitor having a common plate connected to said first common node
10 and a switched plate operable to be switched to the input during the sampling phase and to said first reference voltage during the redistribution phase, the parasitic capacitance thereof less than the parasitic capacitance of the combination of all of said non-select non-selected ones of said array capacitors;

a comparator for comparing the voltage on said first common node to a compare
15 reference voltage during the redistribution phase; and

a successive approximation controller for switching the switched plate of said array capacitors between said first and second reference voltages in accordance with a successive approximation algorithm during the redistribution phase.

2. (Currently Amended): The analog-to-digital converter of Claim 1, wherein said compensation capacitor has a value that is substantially equal to the value of the equivalent capacitance of all of said non-select non-selected array capacitors connected to said first common node.

3. (Currently Amended): The analog-to-digital converter of Claim 2, wherein said switched-capacitor array comprises a bridge capacitor array, including:

at least first and second array sections;

said first section first array section associated with said first common node and said
5 second array second array section associated with said second common node;

AMENDMENT AND RESPONSE
S/N 10/752,930
Atty. Dkt. No. CYGL-26,548

10752930

3

said second common node separated from said first common node by a series capacitor;
said non-selected array capacitors inclusive of said array capacitors in said second
section; and

wherein said compensation capacitor has a value equal to the equivalent capacitance
loaded on said first in addition to any of said ~~non-select~~ non-selected array capacitors in said first
section.

4. (Previously Presented): The analog-to-digital converter of Claim 3, wherein said
compensation capacitor has a parasitic capacitance proportionally equal to the parasitic capacitance of
each of said array capacitors based on the relative values thereof.

5. (Currently Amended): The analog-to-digital converter of Claim 3, wherein at least one of said
array capacitors in said first section comprises one of said ~~non-select~~ non-selected array capacitors.

6. (Currently Amended): The analog-to-digital converter of Claim 5, wherein the at least one
of said array capacitors in said first section that comprises one of said ~~non-select~~ non-selected array
capacitors comprises the smallest capacitance value in said first section.

7. (Previously Presented): The analog-to-digital converter of Claim 1, wherein said first
reference voltage comprises system ground.

8. (Previously Presented): The analog-to-digital converter of Claim 1, wherein said compare
reference voltage comprises a common mode reference voltage.

9. (Previously Presented): The analog-to-digital converter of Claim 8, wherein said common
mode voltage is generated by a low impedance common mode driver.

10. (Currently Amended): The analog-to-digital converter of Claim 9, wherein said low
impedance voltage driver common mode driver is operable to drive said common-mode first common

AMENDMENT AND RESPONSE
S/N 10/752,930
Atty. Dkt. No. CYGL-26,548

node during the sampling phase.

11. (Previously Presented): The analog-to-digital converter of Claim 1, wherein said successive approximation controller is operable to switch all of the switched plates of said array capacitors and the switched plate of said compensation capacitor to said first reference voltage substantially immediately after the sampling phase during a hold phase, and then selectively switching the switched plates of said array capacitors to said second reference voltage in accordance with the successive approximation algorithm and then testing the output of said comparator.

12. (Previously Presented): The analog-to-digital converter of Claim 11, wherein said first reference voltage comprises system ground.

13
14. (Currently Amended): A method for converting data with analog-to-digital converter converter with reduced parasitic capacitance on the input during a sampling operation, comprising the steps of:

forming a charge-redistribution, binary-weighted switched-capacitor array having a plurality of array capacitors that each have a commonly connected plate interfaced to a first common node and a switched plate, the switched plate operable to be switched between first and second reference voltages during a redistribution phase and select selected ones of the capacitors additionally operable to be switched to the input during a sampling phase;

each of the array capacitors having a parasitic capacitance associated therewith;

connecting a common plate of a compensation capacitor to the first common node and switching a switched plate of the compensation capacitor to the input during the sampling phase and to the first reference voltage during the redistribution phase, the parasitic capacitance thereof less than the parasitic capacitance of the combination of all of the ~~non-select~~ non-selected ones of the array capacitors;

comparing with a comparator the voltage on the first common node to a compare reference voltage during the redistribution phase; and

switching with a successive approximation controller the switched plate of the array

AMENDMENT AND RESPONSE
S/N 10/752,930
Atty. Dkt. No. CYGL-26,548

Rule 1.1/26
10752930

5

capacitors between the first and second reference voltages in accordance with a successive approximation algorithm during the redistribution phase.

¹⁴15. (Currently Amended): The method of Claim ¹³14, wherein the compensation capacitor has a value that is substantially equal to the value of the equivalent capacitance of all of the non-select ~~non-selected~~ array capacitors connected to the first common node.

¹⁵16. (Currently Amended): The method of Claim ¹⁴15, wherein the switched-capacitor array comprises a bridge capacitor array, including:

at least first and second array sections;

the first section ~~first array section~~ associated with the first common node and the second array ~~second array section~~ associated with the second common node;

the second common node separated from the first common node by a series capacitor;

the non-selected array capacitors inclusive of the array capacitors in the second section;

and

wherein the compensation capacitor has a value equal to the equivalent capacitance loaded on the first in addition to any of the non-select ~~non-selected~~ array capacitors in the first section.

¹⁶17. (Previously Presented): The method of Claim ¹⁵16, wherein the compensation capacitor has a parasitic capacitance proportionally equal to the parasitic capacitance of each of the array capacitors based on the relative values thereof.

¹⁷18. (Currently Amended): The method of Claim ¹⁵16, wherein at least one of the array capacitors in the first section comprises one of the non-select ~~non-selected~~ array capacitors.

¹⁸19. (Currently Amended): The method of Claim ¹⁷18, wherein the at least one of the array capacitors in the first section that comprises one of the non-select ~~non-selected~~ array capacitors comprises the smallest capacitance value in the first section.

AMENDMENT AND RESPONSE
S/N 10/752,930
Atty. Dkt. No. CYGL-26,548

19
20. (Previously Presented): The method of Claim 14, wherein the first reference voltage comprises system ground.

20
21. (Previously Presented): The method of Claim 14, wherein the compare reference voltage comprises a common mode reference voltage.

21
22. (Previously Presented): The method of Claim 21, further including the step of generating the common mode voltage with a low impedance common mode driver.

22
23. (Currently Amended): The method of Claim 22, wherein the step of generating is operable to drive the common-mode ~~first common node~~ with the common mode voltage during the sampling phase.

23
24. (Previously Presented): The method of Claim 14, wherein the step of switching with the successive approximation controller is operable to switch all of the switched plates of the array capacitors and the switched plate of the compensation capacitor to the first reference voltage substantially immediately after the sampling phase during a hold phase, and then selectively switching the switched plates of the array capacitors to the second reference voltage in accordance with the successive approximation algorithm and then testing the output of the comparator.

24
25. (Previously Presented): The method of Claim 24, wherein the first reference voltage comprises system ground.

AMENDMENT AND RESPONSE

S/N 10/752,930

Atty. Dkt. No. CYGL-26,548